Topics: Boolean algebra, boolean function, logic gate, combination circuits, minimization of gates, algebraic simplfication, Karnaugh maps, programmable logic array, memory system, memory devices, cache, memory, Mapping, input module, output module, programmed input, programmed output, interrupt-driven input, direct memory access, instruction set, data type, PIPELINING DESIGN TECHNIQUES, Instruction-Level Parallelism